Abstract-The design and performance analysis are presented for a passive uncooled radiometer pixel suitable for integration in 28nm CMOS technology. In the configuration a single wideband antenna, operating from 200 GHz to 600 GHz, is connected to a pn-junction diode. Including the antenna-detector impedance mismatch, the detector shows an average NEP of 2.71 pW/ √ Hz such that, together with the antenna, the radiometer promises fully passive and uncooled imaging capabilities with 2.6 K temperature sensitivity at a 10 Hz refresh rate. The design is planned for fabrication and measurement.
I. INTRODUCTION AND BACKGROUND
Passive radiometers achieve the highest sensitivity and imaging speed when the detectors are cryogenically cooled [1] , [2] . For the purpose of low-cost imaging applications cooling the system is undesirable. However, uncooled passive radiometers for millimeter wave imaging are limited in their sensitivity and thus their imaging speed by the electronic noise introduced by the detectors. Up to now CMOS integrated radiometers are not suitable for the purpose of low-cost real-time imaging applications; temperature sensitivities of uncooled passive radiometers have been shown above 2000K [3] , [4] . The temperature sensitivity, ΔT , of a fully passive uncooled radiometer at a certain image refresh time, τ i , can be shown to be [5] :
where k B is Boltzmann's constant, Δf ef f RF = η opt Δf RF is the effective bandwidth of the imager which includes the average system's optical efficiency η opt . NEP is the noise equivalent power of the detector. As is clear from (1), the crucial aspect in achieving a practical NETD (e.g. 1 K for security screening [6] ) and imaging speed is the utilization of detectors characterized by a low NEP that are matched over a broad portion of the THz-spectrum to an antenna. Co-design of the antenna and detector is therefore a key point.
II. RADIOMETER DESIGN
A schematic and simplified overview of the envisioned radiometer and the CMOS stratification are shown in Fig.  1(a) and Fig. 1(b) respectively (the CMOS stack is illustrated upside-down). The antenna is printed on the top metal layer of the CMOS stratification and radiates into the chip and through the low-resistivity silicon. The detector is a square-law detector implemented using a pn-junction diode. The detector is printed in the lower metal layers separated from the antenna by a thin SiO 2 -substrate. The vias connecting the antenna and detector introduces an estimated parasitic inductance of 10 pH and contains a capacitor of 25 fF in order to block the DC-bias
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SiO2 DC-block voltage, V bias (see Fig. 1(a) ). The low-resistivity silicon of the technology is thinned down to 150 μm and is directly attached to a silicon elliptical lens.
A. Antenna
The antenna is a double bow-tie slot [7] and in combination with an elliptical lens it operates like a leaky-lens [8] over a 1:3 relative frequency band from 200 GHz to 600 GHz. The elliptical lens is made of high-resistivity silicon with a matching layer ( r = 2.62). The thin SiO 2 -substrate introduces a leaky-wave behavior [8] enabling the 1:3 frequency band operation with clean patterns. The primary patterns, simulated on an infinite silicon substrate are as shown in Fig. 2 for 200 GHz and 600 GHz. Indicated by θ 0 is the truncation angle of the elliptical lens, θ 0 = 53
• . The aperture efficiency, η ape , is shown in Fig. 3(a) which is defined as η ape = η tap η opt , where η tap is the tapering efficiency on the lens and η opt is the optical efficiency of the antenna. The optical efficiency includes the reflections and spill-over within the elliptical lens and ohmic losses in the SiO 2 and low-resistive silicon substrate. The average optical efficiency of the antenna feed over the operational bandwidth is η opt = 60.5%. The input impedance of the antenna, seen from the terminals T1 and T2 in Fig. 1(a) is shown by the solid lines in Fig. 3(b) .
B. Detector
THz detectors suitable for CMOS integration that are commonly used are Schottky-diodes and MOSFETS. However, these devices are prone to high flicker noise (i.e. 1/f noise) contributions [9] , [10] . A low 1/f corner frequency is desirable in order to be able to use large integration times (we focus on a 10 Hz refresh-rate, i.e. 0.1s available integration time) [11] . In this design we aim to use a pnjunction diode because such diodes are able to provide good voltage responsivity over the full operational bandwidth while simultaneously offering a low 1/f corner frequency [12] . Pnjunction devices are readily available and characterized in the available technology. The size of the diode and the DC-bias voltage impacts both the input impedance and responsivity of the diode. Therefore the choice in size and bias voltage implies a trade-off between the antenna-detector matching and the power-to-voltage conversion of the diode. The NEP follows from the simulated voltage responsivity and estimated white noise level v n ; NEP = Fig. 1 ) seen from terminals T1 and T2 are shown by the dashed lines in Fig.  3(b) and results in the antenna-detector reflection coefficient as shown in Fig. 3(d) .
III. PERFORMANCE ANALYSIS
With an average optical efficiency of η opt = 60.5%, the effective bandwidth of the antenna architecture is Δf ef f RF = 0.605 · 400 GHz = 242 GHz. Using (1) the sensitivity of the single pixel radiometer with a 10Hz refresh rate can be estimated to be ΔT = 2.6K. A first single pixel prototype will be fabricated in order to demonstrate the potential sensitivity and validate the design steps. Antenna's aperture efficiency (a), Input impedance of both antenna and detector seen from terminals T1 and T2 in Fig. 1 (b) , Simulated optimal NEP and responsivity including antenna-detector mismatch (c), AntennaDetector mismatch at the terminals T1 and T2 in Fig. 1 (d) .
